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Challenges faced by Silicon CMOS technology, as device scaling reaches physical limits,
have prompted the proposal of solutions based on compound semiconductor channels in the
recent ITRS Roadmap for Semiconductors 2006. The key drawback of compound
semiconductors like GaAs has been the lack of a suitable surface passivating dielectric that could
yield a good quality electrical interface between the oxide and the semiconductor.
Here we report MOS heterostructures grown by molecular beam epitaxy on Ill-V
substrates, employing a high-K dielectric stack (K z 20) comprised of gallium oxide and
gadolinium gallium oxide. Mobilities exceeding 12,000 and 6,000 cm2/Vs, for sheet carrier
concentration n, of about 2.5xl 012 cm-2 were measured on MOSFET structures on InP and GaAs
substrates, respectively. These structures were designed for enhancement mode operation and
include a 10 nm thick strained In,Gal-,As channel layer with In mole fraction x of 0.3 and 0.75
on GaAs and InP substrates, respectively. Fig. 1 shows the heterostructure on GaAs substrate and
its corresponding TEM image.
n-MOSFETs with a gate length of 1 pm and a source-drain spacing of 3 pm were
fabricated on the heterostructure shown in Fig. 1. Fig. 2 shows the I-V characteristics of the 1 pm
x 100 pm device. The drain current at 2V gate bias was measured to be in excess of 400 mA/mm.
A threshold voltage of 0.27 V, transconductance of 428 mS/mm and on-resistance of 2 ohm-mm
were also measured. The output conductance was measured to be 10 mS/mm. Fig. 3 shows a
comparison of the transconductance measured on our fabricated devices as compared to gm
values reported for similar devices, over a period of thirty years.
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Fig. 1. (a) n-MOSFET layer structure on GaAs substrate (b) TEM image of n-MOSFET layer
structure on GaAs Substrate
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Fig. 2. ID-VD of 1 tm x 100 tm n-MOSFET on GaAs substrate
Fig. 3. Comparison of gm from this work with prior data. The range of expected intrinsic and
extrinsic performance potential of our 1 tm MOSFETs is also shown.
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